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I. INTRODUCTION
A 1993 ITC panel titled "Fault Coverage Numbers: What Do They Mean?" drew about 400 people into the intense debate on the use of fault models. Moderator Scott Davidson of AT&T stated that the panel purpose was to encourage people to think about issues rather than come: to a conclusion. Presentations by the panel members stirred the audience and there was lively discussion during the question and answer period. Many attendees voiced frustration over the lack of clear direction in the important and expensive choices of test (fault) models. In light of the poor correlation between (fault) coverage and real defect levels, why have we used fault models for test metrics?
Fault models became the vehicle of the 1970-80 era for generating test pattems and evaluating "test coverage" for ICs. Stuck-at-fault (SAF) coverage evolved as the de facto test metric for many companies in the 1980s. The Boolean form of the SAF enabled straightforward (albeit oversimplistic) test pattern generation and fault grading with limited knowledge of the circuit to be tested. Only the logic level netlist was needed for SAF test pattern generation. This property was significant in driving proliferation of the SAF, beginning with bipolar ICs and extending to NMOS and CMOS technologies. High SAF coverage became a goal and a legal requirement in certain customer/supplier relationships. U. S. government military and space agencies required that IC suppliers demonstrate the ability to achieve 99% or higher SAF coverage [61] . Commercial manufacturers and customers often have similar requirements.
Despite extensive use of SAF coverage as a quality metric, data have never been presented proving that 100% SAF testing guarantees .zero defects for CMOS ICs. In fact, data from manufacturers show SAF coverage to be a relatively poor test metric for IC, board, and system defect levels [27, [44] [45] [46] [47] [48] . These production and application results are consistent with failure analysis studies that show most CMOS IC dlefects are detected better by either ID,0 or high frequency Boolean tests than by SAF tests [10-23; 25-34] . High SAF coverage is expensive and difficult for many manufacturers to achieve. SAF coverage cannot even be measured for many ICs. The terms "stuck-at fault" and "SAF coverage" hlave not been defined by any standards organization. SAF coverage calculations often exclude numeroucs SAF instances, such as those identified as undetectable, abandoned, or redundant. Commercial fault simulation tools fiom various companies often give very different SAF coverage values, even for simple combinational logic gates.
Historically, fault models reflected our limited knowledge about IC failure and the perceived success of modelling defects with Boolean algebra. However, a fault is a hypothesis Ihat assigns a general behavior to how a circuit fails and usually dloes not map to a particular defect and its failure meclhanism or mode. Detection of IC defects and failure m~eclhanisms, not faults, is the objective of any test process. This paper addresses these concerns and proposes a test approach, or paradligm, for CMOS ICs based on defect and yield data from Sandia Labs and many authors. The abundance and consistency of these data enable definition of this paradigm. It is based on defect classes, not fault models. Inno and different methods of Boolean testing are combined to-quant ify defect coverage, providing a method for minimizing defect levels by reducing test escapes.
We first define different test procedures for defect detection. This is followed by a summary description of significant defect classes and their electrical behavior. The paper concludes with a test paradigm for optimal detection of these defects.
TEST DEFINITIONS
Most companies adopt individual test approaches since there is not yet general agreement on an optimal (low defect level) test strategy that can be quantified and accepted by both customer and supplier. Most companies also use some, but not all, of the following tests. These tests apply to CMOS ICs (complementary, static designs) and also to ICs with hybrid CMOS circuitry (resistor loads, dynamic logic, etc.), depending upon the particular design.
IDDO (ZLs,sJ tests measure the quiescent V,, ( Boolean tests refer to any test using voltage sensing for verifying logic functionality, including the following types of tests: at-speed functional, delay fault, random pattern, SAF, V, / V, , and f, , , testing [62] .
A functional test uses a large test sequence designed to functionally verify operation at the design frequency (at-speed). It can also be used at lower frequencies at voltage corners to provide margin information for system operation (for example, input and output levels set at 20% and 80% of V,, A. Bridge Defects. Bridge defects at transistor node, logic gate IiO, and power bus circuit hierarchies may occur in, or with, a combinational or sequential circuit. Bridge defects include all defects and failure mechanisms that cause unintended electrical connections across two or more circuit nodes. Bridges have nonlinear or linear (ohmic) I-V properties with resistance from near zero to > I MSZ. Nonlinear bridge defects include most types of gate oxide shorts, soft p n junctions, transistor punchthrough, and some particulate and physical bridge shorts. Ohmic shorts also occur in IC patterning defects that leave "bridges" of metal (or polysilicon) and in certain forms of gate oxide shorts [1QI.
Bridge defect detection is more efficient with I, , than with Boolean testing and our bridge defect class definitjons reflect I his. Bridge defect resistance is the dominant faictor in bridge detection methods. Correct Boolean functionality exists Tor signal node bridge defects when the defect exceeds a critical resistance [30] . Critical resistance is a function of the contending transistor current drive strengths and therefore varies with circuit design, logic input levels to contending logic gates, and process variation. Critical resistance may lie in a range as low as 10 Q to about 5 kQ.
Vierhaus et al. found that critical resistance decreases as transistor size shrinks [57] . For one bridge defect location, they found that critical resistance dropped from 6 kQ lo 4 kQ when comparing a 1.5 pm to a 1 .0 pm technology. Hao and McCluskey simulated resistive gate-source (GS) and gate-drain (GD) shorts and found critical resistances of about 1 kQ and 600 L 2 [55] . Critical resistance varied with widthilength (W/L) ratios and input logic patterns.
Vierhaus et al. made a related observation that there is a critical resistance associated with Boolean delay error measurements [57] . Delay error was simulated against a range of defect bridge resistance for small gates. Error signals approached noise levels for bridge defects above about 5 kQ to 10 kQ.
Bridge Type-1 Combinational Defect Class. This defect class includes defects that cause the six transistor node bridges (all bridge possibilities between the gate, source, drain, and substrate nodes) [52, 53] , logic gate I/O silgnal node to power bus bridges, and power bus-to-power bus bridges. These defects have various physical causes and include ohmic and nonohmic shorts. However, they hlave similar IDlu and Boolean responses, share a common test pattern for their detection, and are thus considered as a single defect class. We use SPICE simulations for ease of display to show the Boolean and Iljxl responses.
-~ Transistor node: SPICE simulations were run on the six transistlor defect bridges per transistor using 2 pm CMOSN technology for standard inverters, 2-NAND, and 2-NOR gates. The result was Boolean failure when the defect critical resistance was below a value that lay in a range from about 10 Q to 1 kQ. Failure was defined with respect to the logic threshold voltage. The IljIa response for bridge defects was strong up to 5 MQ (1 pA at 5 V). Gate oxide shorts have a nonlinear I-V behavior for four of the six po'ssible short conditions for n-and p-channel transistors. [30] . Their conclusion: ' I . . logical testing has a limited ability to detect gate oxide short defects even when the defect produces serious ifllDa current deviations. The Znlxj defect detection domain 'toilers the whole area of logic testing." Transistor punchthrough is a drain-to-source short that occurs when the drain depletion region extends across the entire channel length [13] . Punchthrough and leaky p n junctions cause nonlinear I-V behavior and produce degraded node voltages with increased I, , , , . -Data show that Boolean testing cannot guarantee bridge defect detection when defect resistance exceeds the critical resistance. Vierhaus et al. showed that delay fault testing is similarly limited by a critical resistance above which the timing error gets too small for guaranteed detection [57] . Rodriquez et al. measured metal-to-metal bridge resistance in a test chip and found clustering near 500 i2 with values to 19 kQ [29]. Hawkins and Soden reported n-channel gate to n-diffusion shorts with resistances from 1 kQ to 4 kQ. Anderson measured a 570 Q mliml resistance for an ASIC particulate bridge defect [64] . These reported defect resistances are important because they are well within the nondetection range for Boolean testing.
Simal Node to Power Bus: Bridges can occur from signal nodes to the V, , or VTs power bus. Segura et a1 studied bridge defects in test chips from a signal node to the VDD bus. They found a critical resistance between an inverter node output and V,,, of about 3 ki2 [30] . IDml was elevated over a range of defect resistance and transistor WIL ratios to about 50 pA for defects of 100 ki2 .
Power Bus to Power Bus: Power bus bridges (V,,, to VS), such as well to substrate soft breakdowns, are regarded as Boolean insensitive but are easily detected with I, , , testing for any vector.
In summary, the following bridge defects have been considered: (1) six nodal defects per transistor, (2) two defects between signal nodes and the V,, or Vxy power bus, (3) one defect between one power bus and another. These defect classes are insensitive to Boolean tests unless the resistance is low, e.g., below about 1 kQ. All nine defect classes are 100% detected by I, , pseudo SAF test patterns.
Bridge Type-2 Layout Defect Class. These defects occur at a variety of locations and, as opposed to the Type-1 class, they require identification from the layout. These defects include bridges between two or more logic gate signal nodes or between logic gate I 1 0 to transistor nodes. This defect class shows similarities to the Type-1 defect class in having a relatively low critical resistance that affects Boolean functionality. This critical resistance is a function of the relative current strength of the contending transistors and is thus a function of the input logic values of the contending gates. Fig. 2 shows an IC test circuit in which signal voltages and I,,x, levels were measured for test chip circuits with various %puts. Table I gives these values for Rhndge = 0 Q [13] . The last column shows critical resistance values simulated for these logic conditions. Critical resistance was between 150 Q and 1750 Q and depended upon logic input values. testing detected 100% of these defects when Ihe defect resistance was above 2 kQ and 92% when the defcct resistance was less than 2 kQ. This suggests that tests for bridge defects in sequential elements, such as in scan circuits, should include IDuo and Boolean vectors.
--
Most layout dependent bridge defects are easily detecl ed by an IllIQ test whose patterns cover all likely bridges. This defect is insensitive to Boolean tests unless the resistance is low, e.g., below about 1 kQ. It is also insensitive to Boolean delay testing if the bridge resistance exceeds about 5 kQ. Type-2 defects require identification of only those nodes having a reasonable likelihood of bridge. Otherwise, for n nodes, the possible number of node to node bridges would be (n2 -n)/2, a very large number. VLSI circuits are too large for possible bridge nodes to be identified manually so software, such as VLASIC [65] or CARAFE [43] , must be used. Others have used a capacitance extractor to identify potenlial bridges in the same interconnection layer [47] .
Bridge Type-3 Sequential Defect Class.
This defect class includes transistor node bridges of sequential circuits. These bridge defects can be detected by a four pattern IIjm test performed with sequential elements, such as flip-flops, in both clock phases for both logic states. Each desLgn style of sequential circuitry must be individually analyzed since some designs contain nodes that are not I,,,,, testable [66] . Circuit scan chains would typically be tested-with the flush and shift tests recommended by Bennetts [67] Fig. 4(a,b) illustrate the effects of defect size. Fig. 4(a) shows a srnall open defect to a logic gate in which tunneling current (J) occurs across the narrow (< 100 nm) defect cleft II191. This slows charge transfer thus increasing rise and fall times of the gate input node. ICs with small metallization voids or electromigration type opens are observed to function at clock frequencies into the MHz range. The temperature dependent Boolean response for small interconnect cracks is a signal delay and I, , , is only elevated if the delayed signal time coincides with the current sample time. IDDO testing cannot target this defect and the voltage errlor signal may be in the noise. [59] . For that process, he found that most open gate n-channel transistors were normally conducting and the p-channels were normally off. The inverter output clamped to 0 V with no significant luue increase. The n-channel device was on and the p-channel was off, producing a transistor pair-onioff response. Fig. 5 shows the two expected responses from large open circuit defects occurring at logic gate input nodes. The first response is that both transistor pairs are on, is elevated, and weak voltage clamping o f the output node occurs (points A-D) . The second response is that one transistor of the pair is on, the other is off. I, , , , , , is C. Parametric Delay Defect Class. We did not assign a special defect class to all defects causing delay since many opens and bridge defects (defect classes) cause delay. Resistive bridges above a critical resistance (e.g., 1 kR) cause delay. "Parametric Delay Defects" defines a class of delay defect that typically is neither in the category of bridges or opens. It is a difficult defect class to detect. Delay defect properties are discussed followed by a defect definition.
Defects cause delay in CMOS ICs in two ways: (1) weakening of logic levels, (2) alteration of parameters in signal transmission paths such as via resistance, transistor thresholds, WIL variations, etc. Weak logic gate voltages have an interesting relation to propagation delay. Fig. 8(a) shows a 3-inverter circuit in which the logic level drive on node V I was weakened by adjusting VI,, of the first inverter. occur. This property degrades the ability of Boolean tests to detect defects that cause delay, but does make CMOS ICs a functionally robust technology. Others have reported this property [70] . Fig. 8(b) also illustrates I , , , sensitivity in detecting delay defects that cause weak voltages. Illlxl will detect these defects when the weak voltage drive gets into the subthreshold region or higher (i.e., weaker than about 4.5 V) since both transistor pairs will be in a conduction state.
Vierhaus et al. studied the effect of bridge defect resistance on Boolean functionality, delay error, and I, , , , , [57] . They found for several combinational logic circuits that delay testing was feasible up to critical defect resistances from about 5 kQ to 10 kQ while IIlljo testing was feasible up to resistances of 5 MR. Above 3 k!2 to I O kQ, the delay signal required finer resolution of the timing error in the range of 10%-20% percentage error. They concluded: " ... zero-defect based testing clearly is impossible without IIjmj-based methods, delay fault testing cannot be used as a subititute. This does not affect the necessity for path-based delay fault testing covering distributed fault effects." Eanzoni et al. studied bridge defect delay and IDml properties using a voltage controlled transistor to vary a bridge resistance on a test chip [58] . They found that the relative increase in the propagation delay due to the resistance could be small and difficult to detect with Boolean delay testing.
ZDDo leakage to, or from, a signal node weakens node voltages and affects rise and fall times if the leakage path is to a power bus. Fig. 9 illustrates this showing del'ect leakage from the power supply (VDD) to the output of the 2-NAND. This effect increases signal fall time and decreases rise time at that node. Likewise, a leak frorn a signal node to ground increases the rise time and decreases the fall time. SPICE simulations show that transition tirnes become significantly degraded when leakage currents exceed approximately 10% of the current strength of the pull down transistors. An exarnple of detection difficulty is taken from analysis at Sandia Labs of a field failure [ 171. A defect existed in the had discontinuous metallization on the sidewarlls, producing high resistance in the signal path.
The drain contact of an SRAM cell ( Fig. 10(a) ). This conlact discontinuity is located between the regions labelled A1 in Fig. 10(b) . In faiilure analysis, the defect acted as a parametric failure that caused temperature, power supply, and cloclk firequency dependent failures. Cold temperature (-55 'C) contraction of the thin metal walls led to a failure mode of a cell stuck at 5 V. Electromigration occurred with repleated testing and the contact completely opened. The only indication of a defect during production testing was an increase in write cycle time delay (about 200 ns) that was within the test limit, but was unusual. No other indication of a defect was found in reexamination of the original test data. Type-1 Delay Defects are difficult to detect since voltage signals often are in the noise and I,, is not elevated. Unique test approaches need to be developed for this defect class. Test Coverage: Defect classes allow a more accurate metric for estimating defect detection. Commercial tools exist for measuring seven of the ten defect classes (Type-1,-2,-3 Bridges and Types-1,-2,-3,-4 Opens). The PSAF pattern is efficient for grading all Type-1 bridge defect classes and it simultaneously grades the Type-1 and -2 Open Defects as DS bridges. The layout-identified bridges (can be graded by logic simulation of the PSAF patterns with extra patterns added where needed. Bridge and Open defect class coverage of sequential circuits is very higih for scan designs (by construction) and requires IDw, PSAF, and Boolean SAF pattern analysis for nonscan or partial scan designs. The Type-3 Open Defect class can be graded with either a SAF or a delay fault test set.
IV. DEFECT CL,A.SS TESTING
The three difficult defect classes to grade are the Open Type-5 (memory), Open Type-6 (delay), and the Parametric Delay Defect Class. Open defects causing memory failures can be Boolean graded with switch level simulation for small ICs, but this has not been feasible :For large ICs] due to the computational complexity.
Parametric Delay defect grading with a Boolean delay fault simulatolr is possible in principle, but many defects in this class are not detected by existing voltage sensing, delay tsest methods. This defect class has either too low an error signal oir too high a computational complexity when all possible defect sites are considered. Estimated coverarge for this class will remain elusive until more creative test approaches are proven that can examine specific defixt sites, such as via integrity. Nontarget tests, such as at-speed Boolean methods, are the only tests available. Other tests, such as the transient power supply current test, i,l,x, require further research to describe their capabilities [74, 75] .
V. CONCLUSIONS AND COMMENTS
Based on the abundance and consistency of the data, we believe .that CMOS IC test strategies using these classes will result in reduced cost and lower defect levels. With this paradigm, tests are matched to defect properties, enabling more direct assessment of defect detection.
Bridges and most open circuit defects are 100% detectable when and Boolean methods are combined. Certain open defects and defects causing parametric delay ;ire difficult to detect and are where modern test research efforts should be directed.
For this test paradigm to be effective at raising the quality and reliability of ICs delivered to customer, several important factors must be considered. The relationship(s) between the predicted defect coverage for the various defect classes and their actual coverage must be understood. The types of defects and failure mechanisms that exist in the ICs directly influence this relationship as well as the cost oE thie test approach. The types of defects and failure nnechanisims in CMOS ICs are dependent on the design, layout, and process technology and therefore can vary not only from vendor to vendor but from wafer lot to wafer lot For one ]process, bridge defects may dominate while, for a differerenit process, open circuits may prevail. The nature and stability of the defects must be considered because the behaviioir of some defects, such as gate oxide shorts, can change with time. This is a factor for the selection of the l,, limit because the impact of any particular defect ma:; go beyond simply the magnitude of current it causes. Decisions about targeting the test approach for defect categories (bridge, open, and parametric delay) and classes within these categories are best mad(: with as much knowledge as possible about the entire IC: manufacturing process and about customer requirernentcs. The development of the capability to grade defect coverage by defect class is the first step Improving CMOS IC quality and reliability through improved test methods clearly presents many opportunities for research and technical advances.
